Please use this identifier to cite or link to this item:
http://localhost:8080/xmlui/handle/123456789/129819Full metadata record
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Bijay_Kumar Sharma | |
| dc.date.accessioned | 2017-04-30T13:30:30Z | - |
| dc.date.available | 2017-04-30T13:30:30Z | - |
| dc.date.issued | 2013 | |
| dc.identifier.uri | http://hdl.handle.net/123456789/129819 | - |
| dc.description.abstract | EC_1561_[3-1-0] is a 4 hours per week Course to give a hand-on experience on the use of VHDL to design complex Digital Systems and implementing them on Xilinx FPGA Component and validating the system. | |
| dc.language.iso | eng | |
| dc.publisher | Rice University | |
| dc.relation.uri | http://cnx.org/contents/3089c18c-bb43-4e50-9d6a-626f9753b374@8.2/Digital_System_Design_using_VH | |
| dc.rights.uri | Creative Commons Attribution License (by 3.0) | |
| dc.source | openstax cnx | |
| dc.subject.classification | Science and Technology | |
| dc.subject.other | VHDL,Verilog, VLSI, EDA | |
| dc.title | Digital System Design using VHDL | |
| dc.type | 電子教課書 | |
| dc.classification | 自然科學類 | |
| Theme: | 教科書-自然科學類 | |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.